## **Power-Gated Accelerator Platform for Dark Silicon**

Yung-Cheng Ma

Department of Computer Science and Information Engineering, Chang-Gung University 258 Wen-Hua First Road, Kwei-Shan District, Taoyuan, Taiwan ycma@mail.cgu.edu.tw

## **Extended Abstract**

In recent years, the progress of semiconductor manufacturing technology causes the rising of leakage power on a chip [1] and breaks Dennard scaling [2]. We are expecting the coming of dark silicon era: lots of current switches will be deployed for power gating and over half of the chip area has to be powered off [3]. Various researchers proposed the design of heterogeneous architectures featuring accelerators for energy efficiency [4][6]. Here we present our on-going project for developing application-specific accelerators that improve energy efficiency. Power gating are deployed on execution slots as well as the distributed register files. To exploit energy efficiency of the architecture, we propose the instruction scheduling algorithm to reduce cross-slot operand transfer and control the power gating over execution slots and register files. With the help of the compiler optimization, we develop programming tools to reduce the energy dissipation according to the user-given performance demand. Our evaluation shows that the joint architecture and compiler design is effective to improve energy efficiency through power gating tools to had compiler by the develop programming tools to reduce the energy dissipation according to the user-given performance demand. Our evaluation shows that the joint architecture and compiler design is effective to improve energy efficiency through power gating. The future work is to develop programming tools that helps the development of a custom instruction set and utilizing the power-gating technology.

## References

- [1] M. T. Bohr and I. A. Young, "CMOS scaling trends and beyond," IEEE Micro, vol. 37, pp. 20–29, November 2017.
- [2] R. Dennard, F. Gaensslen, V. Rideout, E. Bassous, and A. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," IEEE Journal of Solid-State Circuits, vol. 9, pp. 256–268, Oct. 1974.
- [3] H. Esmaeilzadeh, E. Blem, R. St. Amant, K. Sankaralingam, and D. Burger, "Power limitations and dark silicon challenge the future of multicore," ACM Transactions on Computer Systems, vol. 30, pp. 11:1–11:27, Aug. 2012.
- [4] J. L. Hennessy and D. A. Patterson, Computer Architecture: a Quantitative Approach. Morgan Kaufmann Publishers, 6 ed., 2018.
- [5] Y. Shin, J. Seomun, K.-M. Choi, and T. Sakurai, "Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs," ACM Trans. Des. Autom. Electron. Syst., vol. 15, pp. 28:1–28:37, Oct. 2010.
- [6] N. S. Kim, D. Chen, J. Xiong and W. W. Hwu, "Heterogeneous Computing Meets Near-Memory Acceleration and High-Level Synthesis in the Post-Moore Era," in IEEE Micro, vol. 37, no. 4, pp. 10-18, 2017.