

PSPICE Analysis of CNFET Based Logic Circuits for Low Voltage Applications

Chamindra Jayawickrama, Sunghyun Ji, Jin Woong Choi, Ala'aDdin Al Shidaifat, Van Ha Nguyen, Hanjung Song

Inje University, Department of Nanoscience and Engineering
197 Inje-ro, Gimhae, Republic of Korea
chaminjayaw@gmail.com; hjsong@inje.ac.kr

Extended Abstract

There are many technological limitations have been occurring with existing MOSFET technologies. In order to maximize the performances of silicon-based circuits, we have to achieved its physical limitations. Special characteristics of carbon nanotube (CNT) such as high on/off current ratio, high mobility of electrons, and their unique one dimensional band structure that suppresses back scattering and ballistic operation have made it as a potential replacement for silicon MOSFETs [1-3]. Because of the I-V characteristics of CNTFETs are closely similar to silicon MOSFET, most of MOS-based circuits can be transformed to a CNTFET based design. In comparison with MOSFET carbon nanotubes field effect transistors (CNTFETs) have less space and more scalability and this feature made them suitable for displacing of this technology. These transistors use carbon nanotubes as their channel. Less power and high velocity of this transistor, have encouraged the digital circuit designers to use these transistors for their designs [2,4]. Recently, the designers handle CNTEFTs in their designs, such as multiple valued reasonable circuits, accounted circuits, investors and other logic circuits. In past decades the binary logic is used in computational circuits. In recent decades MVL is considered as an alternative to the common binary logics. The use of CNTFET technology to directly transpose existing CMOS-based logic structures proved experimentally both with resistive-load gates and complementary logic. Specific CNTFET properties have also been used in multiple-valued logic.

In this research, advantages of CNFET technology over the existing CMOS technology is presented. The SPICE circuit simulator has been used to simulate CNFET based logic circuits. The logic circuits of CNFETs and Hybrid are simulated using 32nm CNFET technology. For simulation CNFET-based logic circuits, the compact model is used. Circuits are compared by power consumption, propagation delay and power delay product (PDP). The proposed design is compared with MOSFET designs. The CNFETs are simulated in condition of 0.30v power supply.

Acknowledgment

This research was supported by the Human Resource Training Program for Regional Innovation and Creativity through the Ministry of Education and National Research Foundation of Korea (NRF-2014H1C1A1066686).

References

- [1] J. Deng and H. S. P. Wong, "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—part I and part II: model of the intrinsic channel region," *IEEE Trans. on Electron Devices*, vol. 54, no. 12, pp. 3186-3193, 2007.
- [2] S. Timarchi and K. Navi, "Arithmetic circuits of redundant SUT-RNS," *IEEE Trans. on Instrum. Meas.*, vol. 58, no. 9, pp. 2959-2967, 2009.
- [3] A. Raychowdhury and K. Roy, "Carbon nanotube electronics: design of high-performance and low-power digital circuits," *IEEE Trans. on Circuits Syst. I*, vol. 54, no. 11, pp. 2391-240, 2007.
- [4] J. Deng and H. S. P. Wong, "Modeling and analysis of planar-gate electrostatic capacitance of 1-D FET with multiple cylindrical conducting channels," *IEEE Trans. on Electron Devices*, vol. 54, no. 9, pp. 2377-2384, 2007.